



Quick-Start Guide

Airborne Receiver with Bit Synchronizer Version 6

With the following capabilities Receiver Bit Synchronizer Link Analyzer

February 2014

Lumistar Inc. 2270 Camino Vida Roble, Suite L Carlsbad, CA 92011

Phone: 760-431-2181

FAX: 760-431-2665

Quick Start Guide Table of Contents

- 1. Software Installation and Hardware Connection
 - **1.1 Software Installation**
 - **1.2 Hardware Connection**
- 2. LS-26 Series Setup and Monitoring
 - 2.1 Receiver Setup and Display
 - 2.2 Bit Synchronizer Setup and Display
 - 2.3 Link Analyzer Setup and Display
- 3. Drawings
 - 3.1 Outline Drawing Top View
 - **3.2 Outline Drawing Connector Face**
 - 3.3 Cable Assembly Bit Synchronizer Outputs
 - 3.4 Cable Assembly Programming
 - **3.5** Connector Pin Functions

1. Software Installation and Hardware Connection

1.1 Software Installation

Install the LS-26V5 software on a PC with an RS-232 port. The installation will create an ICON on the desktop which can be used to start the application as shown below:



1.2 Hardware Connection

Connect the LS-26 Airborne Receiver / Bit Sync to the PC through an RS-232 data link using the programming cable provided.

Click on the ICON on your desktop and the following menu will appear.

| % Ls26V5 Ver 1.58 | × |
|---------------------------|---|
| <u>File Config S</u> etup | |
| | |

Click on **Config**, then **Communications**, and the default communications menu will appear for communicating from the computer to the LS-26 through the RS-232 port. The default communications menu is shown below:

| Com Po | rt Configura | tion |
|--------|--------------|---------|
| | Com Port | COM1 |
| | Baud | 19200 💌 |
| | Parity Check | NONE |
| | Data Bits | EIGHT |
| | Stop Bits | ONE |
| | | |
| [| Accept | Cancel |

These values cannot be changed with the LS-25-V5 Setup Program. Click on Accept to use the default communications settings. If other values are desired, please consult Lumistar.

2.1 Receiver Setup and Display:

Click on Setup from the following menu:



The following window allows setup of Receiver, Bit Synchronizer, and the Link Analysis sections of the LS-26. Select the Rcvr Setup Tab.



Right click over any of the values and you will get the following window:

| <u>E</u> reqs Avail | • |
|-----------------------------|---|
| Tuner Frequency (MHz) | |
| <u>I</u> F Bandwidth (MHz) | • |
| ⊻ideo Filter Bandwidth (MHz | • |
| Demod Controls | Þ |
| <u>G</u> ain Controls | • |
| AGC Controls | • |
| <u>R</u> SSI Controls | • |
| Vi <u>e</u> w AM Data | |

The software will read the frequency range available in your particular the LS-26. Right click on Freqs Avail and the frequency range will be shown.

Right click on "Tuner Frequency" and you will be able to select the appropriate frequency of operation:

| Input Value between 22 | 00.00 & 2400.00 | × |
|----------------------------|-----------------|---|
| Enter the Tuning Frequence | cy in MHz | |
| 2300.00 | | |
| OF | Course 1 | |
| UK | | |

Right click on IF Bandwidth to select the desired IF Bandwidth.



Right click on Video Filter Bandwidth and you can select the appropriate Video Filter.

| <u>0</u> .50 |
|--------------|
| <u>1</u> .00 |
| <u>2</u> .50 |
| <u>5</u> .00 |

The filter value will default to 50% of the IF Bandwidth unless you select another filter.

2.2 Bit Synchronizer Setup

The bit sync tab includes a number of indicators that provide information concerning the state of the bit sync and the receive BERT PN correlator. The following diagram indicates their functions:

| | | _ | Bit Sync | Input Detec | ted | | | |
|-------|-------------|----------------|-------------------------|---------------|--------|--------|---|---|
| | | | Bit Sync | PLL Locked | ł | | | |
| | | Г | Bit Sync | Eb/No >5dE | 3 | | | |
| | | | PN Erro | r Count Ove | rflow | | | 1 |
| | | | PN Corr | elator Histor | у | | | |
| | | | PN Corr | elator Locke | d | | | |
| | | | Errors b | elow thresho | old | | _ | |
| 1.5 | -26 | V5 C | ard 1 Forn | nat #0 | | | | × |
| St De | ren evia | gth ition ' | - 37 dBm % 54 | | 1 | ŏ ŏ | Ó | |
| R | cvr | Setu | ip Bitsy | /nc Setup | Link A | nalysi | s | |
| _ | | _ | · | | | | _ | |
| ľ | S | Send | Setup | Ext Discre | tes In | active | ; | |

When you do a right click over the bit sync parameters, you will see the following menu:

| LS-26V5 Card 1 Card 1 Strength -100 dBn Deviation % 0 | • | | |
|--|--|---|-------|
| Rovr Setup Bitsy Send Setup Bit Rate Input Code Loop Width Filter Method Output Code EAcq Mode PCM Output Mode | 0.5 Mbps BIOL 0.01 USE RRC FILTER NRZL OFF All Outputs Enabled | Iysis Bit Rate Input Code Loop Bandwidth ✓ Use Filter Output Code PCM Output Mode | • • • |
| | | Enhanced Acq Mode | |

If you select Bit Rate, you will see the following window. Enter the bit rate desired Input Value between 10 & 10000000

| nter the | Bit Rate | |
|----------|----------|--------|
| 500000 | | |
| | | |
| ្រា | OK | Consel |

If you select Input Code, you will see the following. Select the desired Input Code.

NRZL N<u>R</u>ZM NRZS BIOL BIOM BIOS <u>D</u>MM D<u>M</u>S MDMM MDMS INV_NRZL INV_BIOL RZ INV_RZ RNRZ<u>1</u>1 RNRZ15 RNRZ17 RNRZ23 INV_NRZM INV_NRZS INV_BIOM INV_BIOS INV_DMM INV_DMS INV_MDMM INV_MDMS INV_RNRZ11 INV_RNRZ15 INV_RNRZ17 INV_RNRZ23

If you select Loop Bandwidth, you will see the following. Select the desired Loop Bandwidth.

2.0 1.0 0.5 0.2 0.1 0.0<u>5</u> 0.02

You can select USE RRC FILTER (Raised Root Cosine Filter) for tape playback applications which have rounded edges on the waveform. Normal operation should have the Filter OFF.

If you select PCM Output Code, you will see the following. Select the desired PCM Tape Output Code.

NRZL NRZM. NRZS BIOL BIOM BIOS <u>D</u>MM D<u>M</u>S MDMM MDMS. INV_NRZL INV_BIOL RZ INV_RZ RNRZ11 RNRZ15 RNRZ17 RNRZ23

If you select PCM Output Mode, you can enable or disable the outputs as shown below:

All PCM Outputs Disabled @ PLL Unlock All PCM Outputs Disabled @ Es/No < 5 dB PCM Tape Out Disabled @ PLL Unlock PCM Tape Out Disabled @ Es/No < 5 dB ✓ All PCM Outputs Enabled

Enhance Acquisition Mode (On/Off) can be selected. Normal operation is to use the Enhanced Acquisition Mode Off. This allows maximum frequency sweep for bit sync search, maximum course AGC, and maximum Baseline control. Enhanced Acquisition Mode is used to minimize acquisition time by the tightening the loops.

2.3 Link Analyzer Setup and Display

The LS-25SB contains the ability to measure bit error performance using the internal Link Analyzer. The Link Analyzer allows the use of either internal or external Psuedo Random Bit Stream (commonly called PRN generator) and an internal PRN reader to measure bit error rates. The display below shows error free operation with a 5 Mbps data rate.

| LS-26V5 Card 1 | × |
|---|-------------------------|
| Strength -44 dBm Deviation % 54 | |
| Rovr Setup Bitsync Se | etup Link Analysis |
| Error Count Per Sec Clock Count (Hz) Calculated BER | 0 500000 0.00E+00 |

To setup the Link Analyzer right click over the values and you will see the following.



The PRBS Source can be selected to be "Internal" or "External" by right clicking on PRBS Source. External could be from a laboratory type Bit Error Test Set or the Lumistar LS-50-P Multi-Function Decom Simulator operating in BERT mode. Internal is the PRBS in the LS-26. PRBS Pattern can be selected for 11 or 15 by right clicking on PRBS Pattern. Bit Error Performance is displayed in the window and also sets a flag if the value is equal to or greater than the value set.

| <u>S</u> ource | | • |
|-----------------------|--------|------|
| PRBS Pattern | | • |
| Bit Error Performance | 4.0E-6 | 1000 |

To set up the Bit Error flag, right click on Bit Error Performance and the following will be displayed:

| Input Val | ue between O | .0E+0 & 1.0E-1 | × |
|-----------|--------------------|----------------|---|
| Enter Th | e Bit Error Perfor | mance Setting | |
| 4.0E-6 | | | |
| | | | |
| | OK | Cancel | |
| | | | |

When the Receiver, Bit Synchronizer, and Link Analyzer are set up, you can click on

Send Setup

You will see the following.



3. Drawings

3.1 Outline Drawing - Top View



3.2 Outline Drawing - Connector Face



3.3 Cable Assembly - Bit Synchronizer Outputs



3.4 Cable Assembly - Programming



Table 1. J1 Pin Definitions

| Pin A | +28VDC Power Input | | |
|------------------------|-------------------------|--|--|
| Pin B | +12VDC Power Output | | |
| Pin C | +28VDC Return | | |
| Pin D | +12VDC Ground | | |
| | | | |
| Table 2. J2 Definition | | | |
| RF Signa | al Input | | |
| Table 3 | J3 Pin Definitions | | |
| | | | |
| Pin 1 | PCM Tape Out (+) | | |
| Pin 2 | BS SIGQ Output | | |
| Pin 3 | BS THRES Output | | |
| Pin 4 | Ground | | |
| PIN 5 | | | |
| Pin 7 | Signal/Link Quality Out | | |
| Pin 9 | Ground | | |
| Pin Q | NRZI Data Out 1 (-) | | |
| Pin 10 | NRZL Data Out 1 (+) | | |
| Pin 11 | (Unused) | | |
| Pin 12 | (Unused) | | |
| Pin 13 | (Unused) | | |
| Pin 14 | PCM Tape Out (-) | | |
| Pin 15 | Ground | | |
| Pin 16 | BS PLL Output | | |
| Pin 17 | Ground | | |
| Pin 18 | CLK Out 2 (-) | | |
| Pin 19 | CLK Out 2 (+) | | |
| Pin 20 | Ground | | |
| Pin 21 | NRZL Data Out 2 (-) | | |
| Pin 22 | NRZL Data Out 2 (+) | | |
| Pin 23 | Ground | | |
| Pin 24 | +28VDC Supply Reference | | |
| rin 25 | (Unusea) | | |
| | | | |
| Table 4 | J4 Pin Definitions | | |
| Pin 1 | Ground | | |

Receiver Specifications/Notes:

2200.5-2399.5 MHz 500 kHz (typ.) 50 kHz steps (min.) +14 dBm -2 dBm 80dB -10 to -90dBm 2:1 Max; 1.5:1 typical 0.002 ppm 10dB max.; 7.5dB typical 50 ohms 70MHz 4Vp-p (unloaded) 12MHz (max.) [20Mbps NRZL data] 24-32VDC@ 500mA (typ.) 700mA (max.) 12VDC@ 150mA (max.) 0pen Collector; 35VDC Breakdown voltage; Ground when signal active (4 Bandwidths - Customer Specified) (4 Bandwidths - Customer Specified)

Bit Synchronizer Specifications/Notes:

- 1.) Data Rates:
- 2.) PCM Input/Output Codes: 3.) PCM Tape Output:
- 4.) PCM Clk/Data Outputs:
- 5.) THRES/PLL/SIGQ/Setup Complete Outputs:
- 50- 20Mbps NRZL; 50-10Mbps all other codes NRZ-L/M/S, BIO-L/M/S, DM-M/S, M2-M/S, Inv. BIO-L, Inv. NRZ-L, RZ, Inv. RZ, RNRZ-11/15 +/- TTL levels +/- TTL levels
- Open Collector; 35VDC Breakdown voltage; Ground when signal active

Control Interface Notes:

- 1.) All bit synchronizer and receiver control and status commands via an RS-232 serial link @19.2Kbps.
- All settings are retained in internal EEPROM.
- Link analysis functions allow an external PRN-15 source to be utilized to test end-to-end link functionality.
 Design allows airborne receiver to be sold with or without Bit Sync option.

| Pin 22 Pin 23 Pin 24 Pin 25 | Ground +28VDC Supply Reference (Unused) | 5.) Signal Quality TTL output will be active during normal operations when Es/No levels are >5dB. 6.) During external link testing modes, this TTL will be active when detected link Bit Error Rates are < 1x10E | 6. | |
|--------------------------------------|---|---|------------------------------------|------|
| Table 4 | J4 Pin Definitions | | | |
| Pin 1 Pin 2 Pin 3 | Ground Ground Ground | | | |
| Pin 4 | Ground | | | |
| Pin 6 | TI M1 Out | | | |
| Pin 7 | TLM2 Out | | | |
| Pin 8 | RS-232 Host RX | | | |
| Pin 9 | RS-232 Host TX | | | |
| Pin 10 | RSSI Out | 2701 Loker Ave. West | Suite 230 | |
| A1 | 20MHz Reference In/Out | Carlsbad, CA 92008 | (760) 431-2181 | |
| A2 A3 | 70MHz IF Out 1 | Title: | (100) 101 2101 | |
| | | Specification Control Dra | wing (SCD) - Airborne Receiver/Bit | Sync |
| Table 5. J5 Definition | | Size Document Number: | | REV |
| RF Input Signal Loop-back | | A | /26AB005 | С |
| | | Date: 10 Oct. 2004 | Sheet 3 of 3 | |